Hipernitnost v procesorski arhitekturi : zaključna naloga

SLO

First page / Show document

Show document

A- | A+ | Print

Title:	Hipernitnost v procesorski arhitekturi : zaključna naloga
Authors:	ID Zebec, Gregor (Author) ID Korošec, Peter (Mentor) More about this mentor...
Files:	https://www.famnit.upr.si/sl/studij/zakljucna_dela/view/41
Language:	Slovenian
Work type:	Final paper
Typology:	2.11 - Undergraduate Thesis
Organization:	FAMNIT - Faculty of Mathematics, Science and Information Technologies
Keywords:	hipernitnost, procesorska arhitektura
Place of publishing:	Koper
Place of performance:	Koper
Publisher:	[G. Zebec]
Year of publishing:	2011
Year of performance:	2011
Number of pages:	66 f.
PID:	20.500.12556/RUP-18723
UDC:	004(043.2)
COBISS.SI-ID:	1024414804
Publication date in RUP:	08.09.2022
Views:	1627
Downloads:	13
Metadata:
:	Copy citation

Average score:	(0 votes)
Your score:	Voting is allowed only for logged in users.
Share:

Hover the mouse pointer over a document title to show the abstract or click on the title to get all document metadata.

Leave comment

You must log in to leave a comment.

Comments (0)

0 - 0 / 0

There are no comments!

Back